Cypress Semiconductor /psoc63 /GPIO /PRT[4] /CFG_IN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG_IN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CMOS)VTRIP_SEL0_0 0 (VTRIP_SEL1_0)VTRIP_SEL1_0 0 (VTRIP_SEL2_0)VTRIP_SEL2_0 0 (VTRIP_SEL3_0)VTRIP_SEL3_0 0 (VTRIP_SEL4_0)VTRIP_SEL4_0 0 (VTRIP_SEL5_0)VTRIP_SEL5_0 0 (VTRIP_SEL6_0)VTRIP_SEL6_0 0 (VTRIP_SEL7_0)VTRIP_SEL7_0

VTRIP_SEL0_0=CMOS

Description

Port input buffer configuration register

Fields

VTRIP_SEL0_0

Configures the pin 0 input buffer mode (trip points and hysteresis)

0 (CMOS): Input buffer compatible with CMOS and I2C interfaces

1 (TTL): Input buffer compatible with TTL and MediaLB interfaces

VTRIP_SEL1_0

Configures the pin 1 input buffer mode (trip points and hysteresis)

VTRIP_SEL2_0

Configures the pin 2 input buffer mode (trip points and hysteresis)

VTRIP_SEL3_0

Configures the pin 3 input buffer mode (trip points and hysteresis)

VTRIP_SEL4_0

Configures the pin 4 input buffer mode (trip points and hysteresis)

VTRIP_SEL5_0

Configures the pin 5 input buffer mode (trip points and hysteresis)

VTRIP_SEL6_0

Configures the pin 6 input buffer mode (trip points and hysteresis)

VTRIP_SEL7_0

Configures the pin 7 input buffer mode (trip points and hysteresis)

Links

() ()